Show HN: I designed a 24-trit balanced ternary RISC processor on FPGA

(zenodo.org) by claudio_mos | Mar 24, 2026 | 0 comments on HN