▲ 2 TinyTinyTPU: 2×2 systolic-array TPU-style matrix-multiply unit deployed on FPGA (github.com) by Xenograph | Jan 2, 2026 | 0 comments on HN Visit Link