News
Latest
Top
Search
Submit
Login
Search
▲
83
Linux in a Pixel Shader – A RISC-V Emulator for VRChat
(blog.pimaker.at)
by rbanffy |
view
|
17 comments
▲
75
Qualcomm acquires RISC-V focused Ventana Micro Systems
(qualcomm.com)
by fork-bomber |
view
|
78 comments
▲
66
Mojo-V: Secret Computation for RISC-V
(github.com)
by fork-bomber |
view
|
28 comments
▲
43
Upbeat Technology's RISC-V MCU Takes Flight with Near-Threshold Computing
(allaboutcircuits.com)
by warrenm |
view
|
8 comments
▲
11
Speedrunning a CPU: RISC-V in a Week
(daymare.net)
by daymare |
view
|
0 comments
▲
10
Dare (Digital Autonomy with RISC-V in Europe)
(dare-riscv.eu)
by doener |
view
|
0 comments
▲
6
All Intel GPUs Run on Raspberry Pi and RISC-V
(jeffgeerling.com)
by mikece |
view
|
0 comments
▲
6
Porting Lean to the ESP32-C3 RISC-V Microcontroller
(kuruczgy.com)
by panic |
view
|
0 comments
▲
5
RISC-V Oral History Panel [video]
(youtube.com)
by camel-cdr |
view
|
0 comments
▲
5
Ainekko Buys Esperanto RISC-V Edge Inference Hardware IP, Open-Sources It
(eetimes.com)
by transpute |
view
|
0 comments
▲
4
QRV Operating System: QNX on RISC-V
(r-tty.blogspot.com)
by chrsw |
view
|
0 comments
▲
4
Igniting the GPU: From Kernel Plumbing to 3D Rendering on RISC-V
(mwilczynski.dev)
by michalwilczynsk |
view
|
0 comments
▲
4
Proving Safety at Scale: Spark, RISC-V, and Nvidia's Security Strategy
(blog.adacore.com)
by ajdude |
view
|
0 comments
▲
4
The next RISC-V processor frontier: AI
(edn.com)
by fzliu |
view
|
0 comments
▲
3
Canonical Gets Flutter Up and Running on RISC-V for Ubuntu
(phoronix.com)
by mikece |
view
|
0 comments
▲
2
Why has the most influential RISC-V startup just cut 130 people?
(youtube.com)
by OhMeadhbh |
view
|
1 comments
▲
2
Prompt to tape out: Autonomous AI agent builds 1.5 GHz RISC-V CPU
(blog.adafruit.com)
by monocasa |
view
|
0 comments
▲
2
RISC-V User-Space Control Flow Integrity / Shadow Stack Appears Ready
(phoronix.com)
by maxloh |
view
|
0 comments
▲
2
Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU
(barchart.com)
by _____k |
view
|
0 comments
▲
2
A glimpse into V8 development for RISC-V
(riseproject.dev)
by floitsch |
view
|
0 comments
▲
2
The second generation of DC-ROMA RISC-V Mainboard for Framework Laptop 13
(store.deepcomputing.io)
by DeepComputing |
view
|
1 comments
▲
1
Creating your own RISC-V processor, SoC and board with Claude
(cimons.com)
by etcimon |
view
|
1 comments
▲
1
SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor
(arxiv.org)
by Jimmc414 |
view
|
0 comments
▲
1
Charting RISC-V's Future in HPC
(hpcwire.com)
by rbanffy |
view
|
0 comments
▲
1
Open SDK for AGM AG32 Combo RISC-V/FPGA Chip
(github.com)
by djfergus |
view
|
0 comments
▲
1
Milk-V Jupiter2: RVA23-Compliant RISC-V SBC
(milkv.io)
by dingi |
view
|
0 comments
▲
1
RISC-V Is Inevitable: State of the Union Keynote Argues
(eetimes.com)
by signa11 |
view
|
0 comments
▲
1
HFI Bios Aims to Provide a Post-Like Power on Screen and Bios Setup for RISC-V
(phoronix.com)
by rbanffy |
view
|
0 comments
▲
1
HFI: Harmonic Firmware Initiative for RISC-V
(qsoe.net)
by ymz5 |
view
|
1 comments
▲
1
Book: RISC-V System-on-Chip Design
(amazon.com)
by xlmnxp |
view
|
0 comments
▲
1
Modder builds 8,192-core GPU at home out of RISC-V microcontrollers
(tomshardware.com)
by rbanffy |
view
|
0 comments
▲
1
RISC-V EU Summit 2026: An Ecosystem Coming of Age
(sifive.com)
by fork-bomber |
view
|
0 comments
▲
1
Home made 8192 Core RISC-V Cluster [video]
(youtube.com)
by boznz |
view
|
0 comments
▲
1
Show HN: Prebuilt RISC-V64 Binaries for GCC, PyTorch, Kubernetes, and More
(github.com)
by alitariq4589 |
view
|
0 comments
▲
1
8192 Core RISC-V Cluster [video]
(youtube.com)
by radeeyate |
view
|
0 comments
▲
1
One man, two kernels, and a lot of RISC-V
(theregister.com)
by LorenDB |
view
|
0 comments
▲
1
Heliodor: An RVA23-Compliant Multicore Out-of-Order RISC-V Core in Veryl
(veryl-lang.org)
by dalance |
view
|
0 comments
▲
1
Simulating a RISC-V CPU in Terraria
(github.com)
by stevefan1999 |
view
|
0 comments
▲
1
Manifest for RISC-V Constant Time Floating-Point Operations
(fprox.substack.com)
by hasheddan |
view
|
0 comments
▲
1
Contrail Compute AIX the First RISC-V AI Execution Platform
(epicsemi.com)
by EvgeniyZh |
view
|
0 comments
▲
1
Heimdall – config-driven RTL fuzzing harness for RISC-V on FPGA
(github.com)
by rosscomputerguy |
view
|
0 comments
▲
1
The MilkV Jupiter 2/SpacemiT K3 (RISC-V vector compute)
(taoofmac.com)
by rcarmo |
view
|
0 comments
▲
1
RISC-V SpacemiT K3 Boot Process
(blog.ludovic.dev)
by luyu_wu |
view
|
0 comments
▲
1
"RISC-V Is Now" – RISC-V Summit Europe 2026 (YouTube) [video]
(youtube.com)
by childintime |
view
|
0 comments
▲
1
Fedora 44 RISC-V Images Released, "Omni" Kernel for Broader RISC-V Support
(phoronix.com)
by rbanffy |
view
|
0 comments
▲
1
The Boot Chain of a RISC-V Board: From Silicon to Ubuntu 26.04
(blog.ludovic.dev)
by snvzz |
view
|
0 comments
▲
1
The Boot Chain of a RISC-V Board: From Silicon to Ubuntu 26.04
(blog.ludovic.dev)
by luhenry |
view
|
0 comments
▲
1
Compiling Zig to RISC-V
(erikkaum.com)
by tosh |
view
|
0 comments
▲
1
Riscrithm (v1.1) – An intuitive RISC-V assembler and optimizer written in Go
(github.com)
by patrick-ghetea |
view
|
1 comments
▲
1
F# RISC-V v0.6.0 released
(github.com)
by mrLSD-dev |
view
|
0 comments